• GUC/Verisense Technical Seminar

 

GUC/Verisense are pleased to invite you to join GUC/Verisense Technical Seminar. Learn how we help our customer to overcome advanced technology design obstacles and get the latest insights on: 
  • GUC's latest IP portfolio & 16FF IP platform
  • GUC's 16FF/20 SOC challenge & 16FF+ design capability and differentiations
  • GUC's design service capability & 40/28/20nm production proven experience
  • GUC's integrated manufacturing service, including package, test and supply chain management and more

To Join the seminar, please register here: http://online.guc-asic.com/iponweb/GUCDaySeminarRegistry.jsp

 

Date: May 21st , 2014

Venue: Avenue Convention & Events Center
Hasharon St., Airport City, 70100, Israel

Tel: 972-3-9715000

 

 

Seminar Agenda: 

Time   
Agenda      
Speaker 
9:00-9:30 Reception  
9:30-10:00 Opening Greeting

GUC RD Senior Vice President / CJ Liang

Verisense CEO / Yehuda Shaik

10:00-10:45 GUC Introduction
IP Portfolio and 16FF Platform
GUC Marketing Director / Lewis Chu
10:45-11:00 Coffee Break (CA9 Platform Demo) 
11:00-11:30 16FF Design Challenge GUC Design Service Director / KL Lai
11:30-12:00 Design Service GUC Design Service Deputy Director / Array Shieh
12:15-13:30 Lunch 
13:30-14:15 Integrated Manufacturing  Operations Deputy Director / YC Peng
 14:15-15:00 High Speed Interface IP - SerDes and DDR  RD Senior Director / Chen Yang Pan
15:00-15:30 Coffee Break (SerDes/ DDR/ PCIe Demo) 
15:30-16:00

Development of Bitcoin Mining Chips in

40G and 28HPM Processes

Spondoolies Development Director and Founder/ Assaf Gilboa
Physical Design and Methodology Expert / Amnon Parnass
 
16:00-16:30 Social Hour & Closing Raffle  

 


Legal statement  | Sitemap   Copyright © 2011 Global Unichip Corp. All Rights Reserved. Best view by 1024*768 with I.E 5.5 and upper