

IGDHBM005A HBM Controller

Overview

IGDHBM005A is a High Bandwidth Memory DRAM (HBM4) controller IP, which complies with JEDEC HBM4 Draft Specification Rev. 0.91. Three interfaces are provided to interface with the system bus, HBM PHY, and configuration interface. AXI is the default system bus interface. DFI is the interface between the HBM controller and PHY. Configuration interfaces can be APB/AHB, I²C, and JTAG. Users could program IGDHBM005A configuration registers through these interfaces.

IGDHBM005A supports flexible AXI addressing mapping, suitable for different AXI Master transaction scenarios. The read-after-write forwarding scheme eliminates the collision between reading and writing. The IGDHBM005A also supports auto clock gating and auto power down mode, which can decrease power consumption. The IGDHBM005A also supports SEV and ECC write-back features to protect the data correcting when the SEV or ECC error happens.



Features

- High Bandwidth Memory DRAM (HBM4) controller
- Supports AXI 4.0 port
- Supports AWORD/DWORD bus parity check
- Supports ECC & SEV and Write Back
- Supports pseudo channel mode; 32DQ per pseudo channel
- Support DBlac
- Supports configurable Command/Data FIFO depths
- Supports AXI configurable AXI address mapping
- Support Read-After-Write
- Support AXI read interleaving
- Supports manual self-refresh and auto self-refresh
- Supports manual power-down and auto power-down
- Supports auto clock-gating mode
- Supports BIST
- Support single bank Refresh
- Support up to 12 Gbps @ TSMC N3P process
- Support high-performance scheduling and QoS

Applications

- Artificial Intelligence
- Machine Learning
- High-Performance Computing



Deliverables

Item	Description	Format
1	Release Note	.pdf
2	Datasheet	.pdf
3	Product Brief	.pdf
4	Digital Database	.gz

Note: the digital database contains RTL source code, synthesis constraint files, and simulation test bench

About Global Unichip Corp. (GUC) Design Excellence

GUC, the Advanced ASIC Leader, provides a comprehensive suite of Advanced ASIC Services from silicon-proven IP to complete SoC integration and delivery. Founded in 1998, GUC is publicly traded on the Taiwan Stock Exchange. GUC design services cover all fabrication technologies from mature processes up to the most advanced technology node. At the most advanced nodes, high complexity, noise coupling, electromigration, dynamic IR drop, and design for manufacturing (DFM) problems now exceed the capability of traditional design methodology. That's why GUC provides an advanced technology design flow that includes a quick prototyping step to achieve rapid timing and signal integrity closure.

As an added assurance, all GUC IP are silicon-proven and designed with manufacturability, test, and yield considerations in mind. GUC provides a total IP solution through FPGA platform verification for a variety of products.

GUC IP Eco-System provides the flexibility to work with IP from GUC, TSMC, and other vendors, creating the widest range of design options. Based in Hsinchu Taiwan, GUC has developed a global reputation with a presence in China, Europe, Japan, Korea, and North America. With a solid track record of shipping more than 150 million complex SoC units to date, GUC provides the fastest time-to-market at the lowest possible risk.

For more information about this product or other GUC services please visit us on the web at <u>www.guc-asic.com</u>