

# IGAPLLX03A TSMC CLN7FFC General Purpose LC PLL

#### **Overview**

IGAPLLX03A is a general-purpose Phase-Locked Loop (PLL) with external low pass filter capacitor C (2.4 nF). It is designed to provide a stable and accurate clock for high speed and high resolution ADC. The PLL has bypass mode function. The bypass mode can bypass high speed (16 GHz) clock from PLL input to PLL output.

This PLL IP optimizes the phase jitter performance with the limited current consumption.

IGAPLLX03A is LC tank type PLLs. The LC PLL frequency is 16 GHz in usual case. The PLL incorporates several frequency dividers to generate various output frequencies for different applications. For PVT variation, the PLL has auto frequency calibration function in normal operating mode. The power-down mode is available to shut down the power of the PLL circuit. IGAPLLX03A is designed for TSMC CLN7FF 0.75 V/1.8 V process.



IGAPLLX03A Block Diagram

### Features

- 1.8 V analog supply operation and 0.75 V/0.9 V digital supply operation
- Frequency calibration function
- Power-down mode
- Bypass mode.
- Lock detection function.
- IP GDS size: x = 400 um, y = 620 um
- Operating Junction temperature: -40 °C ~125 °C

### Technology

- Process: TSMC 7 nm 0.75 V/1.8 V CMOS LOGIC FinFET Process
- Special Layer & Device: High-R Resistor, ulvt, MOM cap ,inductor, varactor, BJT
- Metal Scheme : 1P13M (1X\_h\_1Xa\_v\_1Ya\_h\_5Y\_vhvhv\_2 Yy2R)

### Applications

PLL



### Deliverables

ltem	Description	Format
1	Release Note	.pdf
2	Datasheet	.pdf
3	Product Brief	.pdf
4	Testing Guide	.pdf
5	Verilog Model	.V
6	Timing Model	.lib/.db
7	LEF Model	.lef
8	DRC/LVS/ERC/ANT Report	.rep
9	Netlist (Flattened)	.spi
10	GDSII (Flattened)	.gds

## About Global Unichip Corp. (GUC) Design Excellence

GUC, the Advanced ASIC Leader, provides a comprehensive suite of Advanced ASIC Services from silicon-proven IP to complete SoC integration and delivery. Founded in 1998, GUC is publicly traded on the Taiwan Stock Exchange. GUC's design services cover all fabrication technologies from mature processes up to the most advanced 28 nm node. At the most advanced nodes, high complexity, noise coupling, electro migration, dynamic IR drop and design for manufacturing (DFM) problems now exceed the capability of traditional design methodology. That's why GUC provides an advanced technology design flow that includes a quick prototyping step to achieve rapid timing and signal integrity closure.

As an added assurance, all of GUC IP are silicon-proven and designed with manufacturability, test, and yield considerations in mind. GUC provides a total IP solution through FPGA platform verification for a variety of products.

GUC's IP Eco-System provides the flexibility to work with IP from GUC, TSMC and other vendors, creating the widest range of design options. Based in Hsinchu Taiwan, GUC has developed a global reputation with a presence in China, Europe, Japan, Korea, and North America. With a solid track record of shipping more than150 million complex SoC units to date, GUC provides the fastest time-to-market at the lowest possible risk.

For more information about this product or other GUC services please visit us on the web at <u>www.guc-asic.com</u>